

### Green Flash and Co-Design: Energy Efficient Exascale Systems

HPC and Cloud Computing Workshop

June 16, 2011

David Donofrio








### Motivations... A Quick Review

- Power primary design constraint
- Frequency Wall
- Memory Wall
- Programming models
- No clear path forward









### The Challenge

- Power is the leading design constraint in HPC system design
- How to get build an exascale system without building a nuclear power plant next to my HPC center?
  - How can you assure the systems will be balanced for a reasonable science workload?
    - How do you make it "programmable?"








### **Technology Investment Trends**


- 1990s R&D computing hardware dominated by desktop/COTS
  - Had to learn how to use COTS technology for HPC
- 2010 R&D investments moving rapidly to consumer electronics/ embedded processing
  - Must learn how to leverage embedded/consumer processor technology for future HPC systems







### Consumer Electronics has Replaced PCs as the Dominant Market Force in CPU Design









### **Embedded / HPC Synergy**

- High Performance embedded is aligned with HPC
  - HPC used to be performance without regard to power
  - Now HPC is power limited (max delivered performance/watt)
  - Embedded has always been driven by max performance/watt (max battery life) and minimizing cost (\$1 cell phones)
  - Now HPC and embedded requirements are aligned
- Your "smart phone" is driving technology development
  - Desktops are no longer in the drivers seat
  - This is not a bad thing because high-performance embedded has longer track record of application-driven design
  - Hardware/Software co-design comes from embedded design







### Redefining "commodity"

- Must use "commodity" technology to build costeffective design
- The primary cost of a chip is development of the intellectual property
  - Mask and fab typically 10% of NRE in embedded
  - Design and verification dominate costs
  - Embedded computing has a vibrant market for IP/ circuit-design (pre-verified, place & route)
  - Redefine your notion of "commodity"!

The 'chip' is not the commodity...

The stuff you put on the chip is the commodity







### **CoDesign to Reduce Waste**

# Biggest win was in what we do NOT include in an HPC Design

Mark Horowitz 2007: "Years of research in low-power embedded computing have shown only one design technique to reduce power: reduce waste."

Seymour Cray 1977: "Don't put anything in to a supercomputer that isn't necessary."








Peel Back the Historical Growth of Instruction Sets (accretion of cruft)

Traditional Processor Family System Memory Input/Output Interface Systems Wires Coherent MP Split Caches Data Transaction Streaming **Tightly** Ports Coupled **Block Memories** Data Inst Slave DMA Bus Cache Write-back Access Data Cache Bridges Cache Gen 1 16b GP DSP Interrupts Timers Superscalar 24b Audio Memory Protection RTL Image multimedia Gen 3 <sub>MMU</sub> Secure Rings Gen 4 **RTL** Processor Computation Control Instruction **RTL** Set Time per variant: years





### A Short List of x86 Opcodes that Science Applications Don't Need

mnemonic	op1	<u>op2</u>	<u>ор3</u>	ор4	iext	pf 01	ро	50 0	proc	st n	n r1 :	жŧ	ested f modif f	def f	undef f	f values description, notes	
AAA	AL	AN					37					-	a osmapc	a.c	osz.p.	ASCII Adjust After Addition	
AAD	AL	AN				$\vdash$	D5	0.8		$\vdash$	++	+	05mapc	5x.p.	0a.c	-	
AAM	AL	AN				++	D4			$\vdash$	+	+	0smapc	sz.p.	0a.c		
AAS	AL	AN				$\vdash$	3F	0	-	$\vdash$	++	+	a osmapc	a.c	0sg.p.	ASCII Adjust AL After Subtraction	
ADC	r/m8	r8				$\vdash$	10	٠.	_	$\vdash$	╁,	-	c ossapc	0ssapc	0sa.p.	Add with Carry	
ADC	r/m16/32/64	r15/32/54				$\vdash$	11	-1		$\vdash$	<del>   </del>	-	c ossapc	0smapc		Add with Carry	
ADC	r8	r/m8				$\vdash$	12	- 1	-	$\vdash$	+	-			-	Add with Carry	
ADC	r16/32/64	r/m15/32/54				$\vdash$	13	- 1	-	$\vdash$	+	-	c oszapc	osmapc	-	Add with Carry	
	AL	imm8				$\vdash$	14	- 1	-	$\vdash$	++	-	c osmapc	osmapc	-	Add with Carry	
ADC	rax	immo imm16/32				$\vdash$	15	-		$\vdash$	++	-	c osmapc	ossapc	_	•	
						₩	_			$\vdash$	₩.	-	c oszapc	ossapc	_	Add with Carry	
ADC	r/m8	imm8				$\vdash$	80	2	-	$\vdash$	1	-	c osmapc	0smapc		Add with Carry	
ADC	r/m16/32/64	imm16/32				$\vdash$	81	2	-	$\vdash$	1	-	c oszapc	ossapc		Add with Carry	
ADC	r/m8	imm8				$\vdash$	82	2	_	$\vdash$	<b>┤</b> ┤	-	c 05%apc	osmapc		Add with Carry	
ADC	r/m16/32/64	imm8				$\vdash$	83	2			<u> </u>	ㅁ.	c 0smapc	osmapc		Add with Carry	
ADD	r/m8	r8				$\vdash$	00			$\sqcup$	<u> </u>	니	0smapc	osmapc		ådd	
ADD	r/m16/32/64	r15/32/54				$\vdash$	01	1		$\sqcup$	<u></u>	L	0smapc	osmapc		Add	
ADD	r8	r/m8				$\perp \perp$	02	1			$\sqcup$	_	osmapc	osmapc		Add	
ADD	r16/32/64	r/m16/32/64				$\vdash$	03	1		$\sqcup$	$\sqcup$	4	0smapc	osmapc		àdd	
ADD	AL	imm8				$\perp \perp$	04	_		$\sqcup$	$\sqcup$	4	osmapc	ossapc		Add	
ADD	zAX	imm16/32				$\sqcup \bot$	0.5				Ш	$\perp$	0smapc	osmapc		ådd	
ADD	r/m8	imm8				$\sqcup \bot$	80	0			<u> </u>	L	0smapc	osmapc		ådd	
ADD	r/m16/32/64	imm16/32					81	0			1	L	0smapc	osmapc		ådd	
ADD	r/m8	imm8					82	C			1	L	0smapc	osmapc		Add	
ADD	r/m16/32/64	imm8					83	0			<u> </u>	L	0smapc	osmapc		ådd	
ADDPD	<b>XTIOT</b> L	xmm/m128			sse2	66 01	_	1	P4+		Ш					Add Packed Double-FP Values	
ADDPS	HOTTOTIL.	xmm/m128			ssel		58	1	P3+							Add Packed Single-FP Values	
ADDSD	HOTTON.	xmm/m54			55e2	F2 01	58	1	P4+							Add Scalar Double-FP Values	
ADDSS	<b>XITION</b>	жим/ м32			ssel	F3 01	58	1	P3+							Add Scalar Single-FP Values	
ADDSUBPD	HOTTON.	xmm/m128			sse3	66 01	DO	1	P4++							Packed Double-FP Add/Subtract	
ADDSUBPS	<b>XTTUTL</b>	xmm/m128			sse3	F2 01	DO	1	P4++							Packed Single-FP Add/Subtract	
ADX	AL	AN	imm8				D5				П		osmapc	5z.p.	0a.c	Adjust AX Before Division	
ALTER						64			P4+	υ¹	П	Т				Alternating branch prefix (used only with Jcc instructions)	
ATX	AL	AN	imm8			$\Box$	D4	$\top$			$\vdash$	$\top$	0smapc	52.p.	0a.c	Adjust AX After Multiply	
AND	r/m8	r8					20	1			1	L	0smapc	osz.pc		oc Logical AND	
AND	r/m16/32/64	r16/32/64					21	1			1	L		osz.pc		oc Logical AND	
AND	r8	r/m8					22	1			$\Box$	$\top$	0smapc	osz.pc		oc Logical AND	
AND	r16/32/64	r/m16/32/64					23	1			$\Box$	$\top$		osm.pc	-	oc Logical AND	
AND	AL	imm8					24				+		0smapc	0sm.pc		oc Logical AND	
AND	zAX	imm16/32					25	+			+	+		0sm.pc		oc Logical AND	
AND	r/m8	imm8					80	4			1	L		05m.pc		oc Logical AND	
AND	r/m16/32/64	imm16/32					81	4				L		osm.pc		oc Logical AMD	
AND	r/m8	imm8					82	- 4		$\vdash$		L	05mapc	0sm.pc		oc Logical AMD	
AND	r/m16/32/64	imm8				++	83		03+	$\vdash$	<del>   </del>	L	0smapc	0sm.pc		oc Logical AMD	
ANDNPD	HOTOTO, 527 04	xmm/m128			55e2	55 01	_	_	P4+		+ 1	+	0baapc	pa.pc		Bitwise Logical AND NOT of Packed Double-FP Values	
ANDNES	XITTUT.	xmm/m128			ssel	_	55	$\rightarrow$	P3+		+	+				Bitwise Logical AND NOT of Packed Single-FP Values	
ANDPD	XCTION.	xmm/m128			sse1	55 01			P4+		+	+				Bitwise Logical AND of Packed Single-IP Values	
AMDPD AMDPS	xmm.	xmm/m128				-	54	-	P3+		+	+				Principal Local AND of Purhad Rival and District	
	EDOV '	Science			ssel	I 101	94	l I	PST.		1 1					Bitwise Logical AMD of Packed Single-IP Values	

More Injused Opcodes

ARPL	r/m16	r16	
BOUND	r16/32	m16/32516/32	eFlags
BSF	r16/32/64	r/m16/32/64	
BSR	r16/32/64	r/m16/32/64	
BSWAP	r16/32/64		
ВТ	r/m16/32/64	r16/32/64	
вт	r/m16/32/64	imm8	
втс	r/m16/32/64	imm8	
втс	r/m16/32/64	r16/32/64	
BTR	r/m16/32/64	r16/32/64	
BTR	r/m16/32/64	imm8	
BTS	r/m16/32/64	r16/32/64	
втз	r/m16/32/64	imm8	
CALL	rel 16/32		
CALL	re132		
CALL	r/m16/32		
CALL	r/m54		
CALLF	ptr16:16/32		

	COTPSZPI	luur	20 may mo 4									
	CVTSD2SI	r32/64	xmm/ m54									
	CVTSD2SS	житить	xmm/ m54						FXCH4	sr	STi	
	CVTS123D	<b>XITION</b>	r/m32/64		-	r16/32/64	r/m15/32/54					
CMO	CVTS1233	житить	r/m32/64			r16/32/64 r16/32/64	r/m15/32/54		FXCH4	ST	STi	
CMO	C1773323D	жтт	zman/m32				r/m15/32/54		FXCH7	SI	STi	
CMIP		r32/64	zmm/m32			r/m8	r8		FXCH7	ST	STi	
CMP	CVTTPD2DQ	житить	zmm/m128			r/m16/32/64	r16/32/64		FXRSTOR	st	ST1	
CMP	CUTTPD2PI	тт	xmm/m128			r8	r/m8		FXRSTOR	sr	ST1	
CMP	CUTTPS2DQ	житип	xmm/m128			r15/32/54	r/m15/32/54					
CMP	CVTTPS2PI	тт	xmm/ m64			AL	imm8		FXSAVE	m512	ST	
	CVTTSD2SI	r32/64	xmm/m64			rAX	imm15/32		FXSAVE	m512	ST	
CMP		· ·	-			r/m8	imm8		FXTRACT	ST		
CMP	CVTT33231	r32/64	zmm/ m32			r/m15/32/54	imm15/32		FYL2X	ST1	ST	
CMIP	CTATO	DX	AX			r/m8	imm8					
CMIP	сто	DX	AX			r/m16/32/64	imm8		FYL2XP1	ST1	ST	
CME	CDQ	EDX	EAX			жтт	жтт/т128	imm8	G3	GS		
CMP	CQO	RDX	RAX			жтт	xmm/m128	imm8	HADDPD	жтт	zmm/m128	
	CWDE	EAX	AX			m8	m8		HADDPS	жтт	zmm/m128	
CMP	DAA	AL				712 S	m 8		HLT			
CMP	DAS	AL				m15	ml6		нзпврп	NUMBER OF STREET	25 TOTO / To 1 2 8	
_										I A IIIII		

### •We only need 80 out of the nearly 300 ASM instructions from the x86 instruction set!

- •Still have all of the 8087 and 8088 instructions!
- Wide SIMD Doesn't Make Sense with Small Cores
- Neither does Cache Coherence
- Neither does HW Divide or Sqrt for loops
  - Creates pipeline bubbles
  - Better to unroll it across the loops (like IBM MASS libraries)
- •Move TLB to memory interface because its still too huge (but still get precise exceptions from segmented protection on each core)



CBW CWDE

CDQ CLC CLD CLFLUSH CLI

CLTS CMC CMOVB

CMOUNAE

CMOUNE

CMOUNBE

CMOVA

CMOVGE

r16/32

r16/32, r16/32,

r16/32 r16/32 r16/32

r16/32

r16/32,

INVLPG m

# The Cost of Data Movement Data Locality Management and


How do those cores talk to each other?







#### The Cost of Data Movement










### The Situation Will Not Improve in 2018

Energy Efficiency will require careful management of data locality





Important to know when you are on-chip and when data is off-chip!

### **Data Locality Management**

#### **Vertical Locality Management**

#### **Horizontal Locality Management**











### **Data Locality Management**

#### **Vertical Locality Management**

- Movement of data up and down cache hierarchy
  - Cache virtualizes notion of onchip off-chip
  - Software managed memory (local store) is hard to program (cell)
- Virtual Local Store / Malleable Memory
  - Use conventional cache for portability
  - Only use SW managed memory only for performance critical code
  - Repartition as needed

#### **Horizontal Locality Management**


- Movement of data between processors
  - 10x lower latency and 10x higher bandwidth on-chip
  - Need to minimize distance of horizontal data movement
- Encode Horizontal locality into memory address
  - Hardware hierarchy where high-order bits encode cabinet and low-order bits encode chip-level distance
- Map local-store into global address space
  - Hierarchical Partitioned Global Address space








#### **Network-on-Chip (NoC) Architecture**



(a) Mesh

(b) Concentrated Mesh

(c) Concentrated Torus



Fabric to connect cores and "options" together on chip


- IPC for cores
- Connects to Memory controllers
- Connects to optional devices
- Can choose NoC topology
- Science optimized communication mechanisms
  - All core-local memories are mapped into memory address space (PGAS on a chip)
  - Direct message queues between cores
  - Fine-grained sync for memory consistency







# Providing Direct Support for Data Locality Control



- Each Processor Tile has a conventional Cache + Local Store
  - Enables incremental porting to local store
- Has direct inter-processor message queues (trivial with Tie Queues)
  - Enables direct inter processor communication for low-overhead synchronization
  - Can be used for very efficient DAG Scheduling

This is just utilizing off-the-shelf technology from embedded space!







# Green Flash: Overview John Shalf, Pl

- We present an alternative approach to developing systems to serve the needs of scientific computing
  - Choose our science target first to drive design decisions
  - Leverage new technologies driven by consumer market
  - Auto-tune software for performance, productivity, and portability
  - Use hardware-accelerated architectural emulation to rapidly prototype designs (auto-tune the hardware too!)
- Requires a holistic approach: Must innovate algorithm/ software/hardware together (Co-design)

### Achieve 100x energy efficiency improvement over mainstream HPC approach







# An Application Driver: Global Cloud Resolving Climate Model








### **GCRM Status**

Surface Altitude (feet)



200km Typical resolution of IPCC AR4 models

25km Upper limit of climate models with cloud parameterizations

1km Cloud system resolving models are a transformational change








### **Computational Requirements**

- ~2 million horizontal subdomains
- 100 Terabytes of Memory
  - 5MB memory per subdomain
- ~20 million total subdomains
  - 20 PF sustained (200PF peak)
  - Nearest-neighbor communication
- New discretization for climate model
   CSU Icosahedral Code



Must maintain 1000x faster than real time for practical climate simulation








# An Application Driver: Seismic Exploration









# **Example Design Study Green Wave: Seismic Imaging**





- Seismic imaging used extensively by oil and gas industry
  - Dominant method is RTM (Reverse Time Migration)
- RTM models acoustic wave propagation through rock strata using explicit PDE solve for elastic equation in 3D
  - High order (8<sup>th</sup> or more) stencils
  - High computational intensity
- Typical survey requires months of computing on petascale-sized resources









### **Embracing Embedded Tech**

- Have most of the IP and experience with for lowpower technology
- Have sophisticated tools for rapid turn-around of designs
- Vibrant commodity market in IP components
  - Change your notion of "commodity"!
  - it's commodity IP on the chip (not the chip itself!)
- Convergence with HPC requirements
  - Need better computational efficiency and lower power







### **Embedded Design Automation**

(Example from Existing Tensilica Design Flow)

> **Application**optimized processor implementation (RTL/Verilog)

> > Base CPU

**Extended Registers** 

Cache


Apps

Datapaths

OCD

Timer

**FPU** 




**Processor configuration** 

1. Select from menu

2. Automatic instruction

**Processor** 

**Generator** (Tensilica)



**Tailored SW Tools:** Compiler, debugger, simulators, Linux, other OS Ports (Automatically

generated together with the Core)

discovery (XPRES Compiler) 3. Explicit instruction description (TIE)






process in any fab



### **Processor Generator**



### **Software Performance**

Software Auto-tuning: Don't depend on a human to do a machine's job.








# Auto-Tuning for Performance Portability

Challenge: How to optimize for multiple architectures

- Labor-intensive user optimizations for each specific architecture
- Different architectural solutions require vastly different optimizations
- Non-obvious interactions between optimizations & hardware

#### Solution: Auto-tuning

- Automate search across a complex optimization space
- Achieve performance far beyond current compilers
- Attain <u>performance portability</u> for diverse architectures











### **Auto-Tuning for Finite Difference**

- Attains performance portability across different multicore designs
- Only requires basic compiling technology
- Achieve serial performance, scalability, optimized power efficiency













### **Auto-Tuning for Finite Difference**

- Attains performance portability across different multicore designs
- Only requires basic compiling technology
- Achieve serial performance, scalability, optimized power efficiency











### How well does this work?

Putting everything together...









### **Example Design Study: Climate**

- Analyze each loop within climate code
  - Extract temporal reuse and bandwidth requirements
- Use traces to determine cache size and DRAM BW requirements
- Ensure memory hierarchy can support application





### **Example Design Study: Climate**



- Original code:
  - 160KB Cache requirement
  - < 50% FP Instructions</p>
- Tuned Code:
  - 1KB Cache Requirement
  - > 85% FP instructions

Loop optimization resulted in 160x reduction in cache size and a 2x increase in execution speed





### **Climate Modeling System**

Strawman 200PF Design




#### **VLIW CPU:**

- 128b load-store + 2 DP MUL/ADD + integer op/ DMA per cycle:
- Synthesizable at 1GHz Hz in commodity 45nm
- 0.5mm<sup>2</sup> core, 1.7mm<sup>2</sup> with inst cache, data cache data RAM, DMA interface, 0.15mW/MHz
- Double precision SIMD FP: 4 ops/cycle (4 GFLOPs)
- Vectorizing compiler, lightweight communications library, cycle-accurate simulator, debugger GUI
- 8 channel DMA for streaming from on/off chip DRAM
- Nearest neighbor 2D communications grid











32 chip + memory clusters per board (8.2 TFLOPS @ 450W



8 DRAM per processor chip: 50 GB/s



64 processors per 45nm chip 512 GFLOPS @ 10W

# Green Flash: Fault Tolerance/Resilience


- Large scale applications must tolerate node failures
- Our design does not expose unique risks
  - Faults proportional to sockets (not cores) & silicon surface area
  - Low-power manycore uses less surface area and fewer sockets

#### Hard Errors

- Spare cores in design (Cisco Metro:
   188 cores + 8 spares)
- SystemOnChip design (fewer components→fewer sockets)

#### Soft Errors

- ECC for memory and caches
- On-board NVRAM controller for localized checkpoint






## Co-Design Before its Time

- Green Flash Demo'd during SC '09
- CSU atmospheric model ported to low-power core design
  - Dual Core Tensilica processors running atmospheric model at 25MHz
  - MPI Routines ported to custom Tensilica Interconnect

algorithm scaling Memory and processor Stats available

for performance analysis

- Emulation performance advantage
  - 250x Speedup over merely function software simulator
- Actual code running not representative benchmark



Icosahedral mesh for






## **Example Design Study Green Wave: Seismic Imaging**



 Developed RTL design for SoC in 45 nm technology using off-the-shelf embedded technology + simulated with RAMP FPGA platform


#### Tensilica LX2 processor core

- off-the-shelf 4-slot SP SIMD, ECC
- 4-slot VLIW (FLIX)
- cache hierarchy with Local store + conventional cache.
- TIE queues interprocessor messaging



#### NoC fabric for SoC services

- 128 cores
- 4 DDR3 1600 memory controllers
- 4x 10Gig Ethernet









## **Example Design Study Green Wave: Seismic Imaging**






- Nehalem and Green Wave are 240mm<sup>2</sup> die area with conventional DDR3 memory (same memory perf)
- Fermi c2050 is 540mm<sup>2</sup> die with DDR5 memory (3x higher memory bandwidth)

#### 8<sup>th</sup> order RTM kernel performance

- Nehalem auto-tuned to within 15% of theoretical performance limit by Sam Williams
- Fermi hand-tuned by Paulius Mickavelius of Nvidia
   Off-the-shelf embedded ASIC unable to beat Fermi (but within ~30%)

#### However, offers huge gain in energy efficiency

- Fermi burdened by host (green circle is if you had Fermi without host)
- Green wave also has advantage of not including anything you don't need for RTM
  - Fermi and Nehalem have to include a lot of extra stuff for other markets such as Graphics.
  - Nehalem also must maintain legacy binary compatibility



12th Order



8th Order



# Isn't it too time consuming to design a complete system?







## Rapid Prototyping of System Design

Using RAMP to Accelerate the hardware/software co-design cycle








## Advanced Hardware Simulation (RAMP)

#### Enabling Hardware/Software/Science Co-Design

- Research Accelerator for Multi-Processors
  - Simulate hardware before it is built!
  - Break slow feedback loop for system designs
  - Enables tightly coupled hardware/software/science co-design (not possible using conventional approach)
  - Allows fast performance validation
  - Emulates entire application (not just kernel)












### BEE3: Berkeley Emulation Engine

## FPGA Platform for Hardware Emulation

- Includes:
  - 4 Xilinx V5-155T FPGAs
  - Up to 8GB DDR2 per FPGA
  - Ring topology connecting FPGAs in combination with a crossover allows for all - to -all connectivity
  - 10Gb connections for interboard communication
  - 1 Gb Ethernet, PCI-e and UART available for host communication
  - Commercially available from BeeCube











## Tuning Hardware to Fit the Problem

- Software Design Space Exploration: "auto-tuning"
  - Auto-search through parameter space of code optimizations
  - Tune to diverse & complex hardware
- Hardware Design Space Exploration:
  - What if hardware configuration was also parameterized?
  - Search through diverse space of hardware configurations
- What if you could do both together?
  - Auto-tune software for hardware
  - Auto-tune hardware for software
  - Repeat?
- Hardware/Software co-design
  - Demonstrate how to apply to HPC
  - Enable Energy Efficient computing for Extreme Scale Science










# Hardware/Software Co-Tuning for Energy Efficiency


The approach: Use auto-tuned code when evaluating architecture design points



#### Co-Tuning can improve powerefficiency and area-efficiency by ~4x












### **GEMM Co-Design Results**




- Each point represents HW design point
  - Best SW performance chosen by autotuner
  - 72 unique configs
  - Runtime: 1 week







### **GEMM Co-Design Results**




- Each point represents HW design point
  - Best SW performance chosen by autotuner
  - 72 unique configs
  - Runtime: 1 week







### **GEMM Co-Design Results**




- Generated through FPGA Emulation Flow
  - 216 Unique Configs
  - Runtime: hours
  - 125x speedup







## Technology Continuity for A Sustainable Hardware Ecosystem









## Going further...







## **Green Flash Impact**

- Significant infrastructure development
  - General Stencil autotuning framework
  - FPGA emulation framework
  - Application analysis
- Clear demonstration of improved performance per / watt on multiple scientific codes
  - Future HPC systems are power limited
  - Green Flash methodology provides a path to exascale
- DOE has responded by establishing exascale co-design centers around the nation
  - Green Flash and RAMP have played a key role in affecting this shift
  - DOE funding for ISIS, CoDEX, and application Co-Design centers







### **CoDEx Overview**


#### **Architectural Simulation to Accelerate CoDesign**

ROSE Compiler: Enables deep analysis of application requirements, semi-automatic generation of skeleton applications, and code generation for ACE and SST.

ACE Node Emulation: Rapid design synthesis and FPGA-accelerated emulation for rapid prototyping cycle accurate models of manycore node designs.

SST System Simulation: Enables systemscale simulation through capture of application communication traces and simulation of large-scale interconnects.

Partnered with multiple DOE CoDesign centers











#### **Role of Architectural Simulation**



- Hardware Architectural Simulation
  - Simulate hardware before it is buil
  - Break slow feedback loop for system
  - Tightly coupled CoDesign process












### **CoDesign Tool Flow**

#### **Automatic Generation of Skeletons for Rapid Analysis**









### Co-Design is Critical for Exascale

- Major changes ahead for computing, including HPC
  - Resign algorithms to minimize communication (communication-avoiding/optimal)
  - Development of programming models to allow for communication control
  - Feedback to architecture designs
    - How much data-parallelism, local stores, etc.
  - Develop science applications
  - Reduce risk in Exascale program







## Acknowledgements

#### **UC Berkeley Students**

- Marghoob Mohiyuddin
- Shoaib Kamil
- Jens Krueger
- Kaushik Datta
- Kamesh Madurri
- Cy Chan

#### **Companies**

- Tensilica Inc.
- Cray Inc.

#### LBNL Staff

- David Donofrio
- Leonid Oliker
- Michael Wehner
- Tony Drummond
- Woo-Sun Yang
- Norman Miller
- Sam Williams
- Chuck McParland





